Size: 7.44mm x 5.29mm; 174,569 transistors; 0.5 um CMOS technology (triple metal layer).

Back to the ENIAC-on-a-CHIP page.

Created by Jan Van der Spiegel, August 27, 1997; Updated July 22, 1999.